• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X Capture CIS
  3. How to resolve error orcap-1655

Stats

  • State Verified Answer
  • Replies 5
  • Subscribers 43
  • Views 3004
  • Members are here 0
More Content

How to resolve error orcap-1655

FH20240823846
FH20240823846 over 1 year ago

Tell me please how to resolve this

  • Sign in to reply
  • Cancel
Parents
  • Jeet
    +1 Jeet over 1 year ago

    ERROR ORCAP-1655 indicates that the underlying schematic of the hierarchical block is not present at that location.

    To resolve this error, you can try re-browsing to the correct Implementation Path of the H-Block in the main design.

    Hope this helps!

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
  • FH20240823846
    0 FH20240823846 over 1 year ago in reply to Jeet

    Let me give a try

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • FH20240823846
    0 FH20240823846 over 1 year ago in reply to FH20240823846

    Thi helped me Vishwajeet singh thankyou so much the implementation path was set to network design now i have changed it to locally it resolves my problem.

    How can i cross probe between schematic and layout?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Reply
  • FH20240823846
    0 FH20240823846 over 1 year ago in reply to FH20240823846

    Thi helped me Vishwajeet singh thankyou so much the implementation path was set to network design now i have changed it to locally it resolves my problem.

    How can i cross probe between schematic and layout?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Children
  • Jeet
    +1 Jeet over 1 year ago in reply to FH20240823846

    Launch OrCAD Capture and Choose Options > Preferences > Miscellaneous > Enable Intertool Communication.

    Generate the netlist from the schematic design by Tools > Create Netlist and Import in the board file by File > Import > Logic/ Netlist and select Import Type as Design Entry CIS () and browse the Import Directory.

    Now select any component it will get highlighted in the other tool.

    You can see details about Cross-Probing between OrCAD Capture and Allegro PCB Editor in depth by following Rapid Adoption Kit.

    Article (20416281) Title: Cross-Probing between OrCAD Capture and Allegro PCB Editor
    URL: support.cadence.com/.../ArticleAttachmentPortal

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
  • FH20240823846
    0 FH20240823846 over 1 year ago in reply to Jeet

    Vishwajeet keep it up enabling this option worked for me

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information