• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. How impidennce related to trace width /spacing.

Stats

  • Replies 1
  • Subscribers 159
  • Views 12582
  • Members are here 0
More Content

How impidennce related to trace width /spacing.

girish
girish over 16 years ago
Hi, How the impidence & trace width related . Please find sample stack up data , here if I give the trace width 3mil & spacing 3.5mil in SIG1 & SIG4 layer what will be the trace impidence ? how to claculate this Best Regards, Girish Kumar
  • 12L_Stackup.JPG
  • View
  • Hide
  • Sign in to reply
  • Cancel
  • satya12
    satya12 over 16 years ago

    Impedance relates as below:

    1.Inversely proparational to trace width and er.

    2.Directly proparational to height from the reference.

    Regards,

    Satya

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information