Stats

  • Replies 7
  • Subscribers 162
  • Views 17720
  • Members are here 0
More Content

Connecting to GND and VCC planes while routing

AKSHAYA

Hi

    I have created a board with four layers. The inner layers are ground and VCC and the VCC and GND nets of the circuit made electrically connected to these planes by changing the net name. How we can connect the top and botton VCC and GND tracks to these planes. Is it possible using via, burried via or blind via. Whether we can put vias where ever connections are required or we have to connect using only one two vias. If vis is to be used what should be  the specifications of thermal pad and anti pad?. I am using only SMD pads.

Hope somebody may be able to help me 

Parents
  • Hi

    Thanks for your valuable time. I am working first time with multi layer board with  ground and VCC inner layers. My question is that if we put regular vias to connect the top layers tracks to inner layers , since that regular via starts from top layer and ends with the bottom layer will it not make short betwwen all the layers other than the top track and respective power plane?. Can U please suggest some standard via dimensios for a 4 layer board with top and bottom layers as component layers and miiddle layers as power planes. I am using only SMD components. Is thermal pad and anti pad are significant in this case?. How can we check the unrouted pins in Allegro?           Waiting for a response.

    Regards
    Akshaya
Reply
  • Hi

    Thanks for your valuable time. I am working first time with multi layer board with  ground and VCC inner layers. My question is that if we put regular vias to connect the top layers tracks to inner layers , since that regular via starts from top layer and ends with the bottom layer will it not make short betwwen all the layers other than the top track and respective power plane?. Can U please suggest some standard via dimensios for a 4 layer board with top and bottom layers as component layers and miiddle layers as power planes. I am using only SMD components. Is thermal pad and anti pad are significant in this case?. How can we check the unrouted pins in Allegro?           Waiting for a response.

    Regards
    Akshaya
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.