• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Connecting to GND and VCC planes while routing

Stats

  • Replies 7
  • Subscribers 162
  • Views 17729
  • Members are here 0
More Content

Connecting to GND and VCC planes while routing

AKSHAYA
AKSHAYA over 15 years ago

Hi

    I have created a board with four layers. The inner layers are ground and VCC and the VCC and GND nets of the circuit made electrically connected to these planes by changing the net name. How we can connect the top and botton VCC and GND tracks to these planes. Is it possible using via, burried via or blind via. Whether we can put vias where ever connections are required or we have to connect using only one two vias. If vis is to be used what should be  the specifications of thermal pad and anti pad?. I am using only SMD pads.

Hope somebody may be able to help me 

  • Sign in to reply
  • Cancel
Parents
  • AKSHAYA
    AKSHAYA over 15 years ago
    Hi

    Thanks for ur reply. The documents U have mentioned were very useful and I have gone through it.

    I have used a vias to connect between layers. The via specifications are thermal pad and anti pad "null"(because no through hole components)   The   shape parameters as DRC values. But when I am viewing only the power plane and vias  the whole layer  sees with hashed. No seperation is seen between the vias and the shapes. I think there should be  isolation around the vias of non power nets and no isolation of vias of power nets from the power plane. But it dosn't show any DRC error. What could be the problem? Hope U may help me.

    Regards
    Akshaya
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • AKSHAYA
    AKSHAYA over 15 years ago
    Hi

    Thanks for ur reply. The documents U have mentioned were very useful and I have gone through it.

    I have used a vias to connect between layers. The via specifications are thermal pad and anti pad "null"(because no through hole components)   The   shape parameters as DRC values. But when I am viewing only the power plane and vias  the whole layer  sees with hashed. No seperation is seen between the vias and the shapes. I think there should be  isolation around the vias of non power nets and no isolation of vias of power nets from the power plane. But it dosn't show any DRC error. What could be the problem? Hope U may help me.

    Regards
    Akshaya
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information