• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Testprep...how to control distance from testvia to component...

Stats

  • Replies 11
  • Subscribers 160
  • Views 17749
  • Members are here 0
More Content

Testprep...how to control distance from testvia to component pad.

steveO
steveO over 15 years ago

I've tried to set the distance from a smd pin to a smd testvia but don't get the desired results. The distance ends up being via to smd pin which is smaller. How can i accomplish this without putting in a no-probe area around the pins? Thanks.

  • Sign in to reply
  • Cancel
  • jch teyssier
    jch teyssier over 15 years ago

     Hi steveO,

     what version are you using?

    Whats are your parameters?

    Can you share an exemple so i can have a look to it?

     

    Jean-Charles 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • steveO
    steveO over 15 years ago

    JC,

    we are using V16.2. I have set the Parameters to not allow testpoints under comp's. I've said to use the placebound shape as the component representation. testprep is not seeing this for some reason. I'll be coming back to this job soon and will look at it again and try to give an update. If you can think of something else that needs to be set or added, let me know. Thanks. steveO.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • B Bruekers
    B Bruekers over 15 years ago

    steveO said:

    Tomoo, I've since got Testprep to abide by the parameters and spacings set in CM. There is one thing though and that is why i can place a tp via within the placebound shape of a comp and yet i have stated in the parameters never to do that and use the placebound shape as the comp. representation. Any thoughts here?

    Regarding the test pads and "allow under component", this is a license issue. You need at least a performance option for this.

    With this license the required constrains can be set under "Setup->constraint->modes".  For example you see there "Testpoint pad to comp. spacing"

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • jch teyssier
    jch teyssier over 15 years ago

     Just an idea:

    Place boudary are made of shape.

    Sometimes, it is created as "rectangle": i see many times behavior is different between real shapes and rectangle entity. Check if your place boundary is really a shape and not a rectangle.

    Jean-Charles 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • steveO
    steveO over 15 years ago

    Thanks for the info regarding constraints mode. i never looked there. But i would think that if you set the parameters not to go under a comp, then it would abide by that. And yes, JC, they are all shapes and not rectangles. I'll try these seetings. Thanks.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information