• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Bus routing in Allegro PCB Designer

Stats

  • Replies 5
  • Subscribers 162
  • Views 15433
  • Members are here 0
More Content

Bus routing in Allegro PCB Designer

dontknowwhy
dontknowwhy over 5 years ago

Hello, i am a student studying allegro pcb designer.

I have trouble in routing a bus. I think all of channels in a "bus" must have same( or very similar) characteristics so that they must be routed in a same topology (very close paths).

I just realized the way how to make a bus and add channels in the bus. However, i can't route them together simultaneously. 

I want to know the exact meaning of "bus" and how to route a bus simultaneously. 

Thank you for reading a long boring question, and i am waiting for a valuable answer.

  • Sign in to reply
  • Cancel
Parents
  • RFinley
    RFinley over 5 years ago

    The drawback of routing a bus together is an increase in capacitive noise coupling between adjacent nets if your net-to-net clearance is too small.  But, it is also important to avoid unnecessary via transitions to minimize SI problems.  (not minimizing return current/loop area size and poking holes in your power/gnd planes can impact SI performance.)

    .Allegro has a Floorplanning option in the base license with auto-interactive routing as an (expensive) option.   I use the included floorplan routing on available signal layers to guess IC spacing but manually route the nets.

    https://www.youtube.com/results?search_query=alllegro+flow+planning

    Have to say I'm delighted you're picking up allegro and not the kiddie-pool tools like Altium or PADS.  

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • RFinley
    RFinley over 5 years ago

    The drawback of routing a bus together is an increase in capacitive noise coupling between adjacent nets if your net-to-net clearance is too small.  But, it is also important to avoid unnecessary via transitions to minimize SI problems.  (not minimizing return current/loop area size and poking holes in your power/gnd planes can impact SI performance.)

    .Allegro has a Floorplanning option in the base license with auto-interactive routing as an (expensive) option.   I use the included floorplan routing on available signal layers to guess IC spacing but manually route the nets.

    https://www.youtube.com/results?search_query=alllegro+flow+planning

    Have to say I'm delighted you're picking up allegro and not the kiddie-pool tools like Altium or PADS.  

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
Children
  • dontknowwhy
    dontknowwhy over 5 years ago in reply to RFinley

    Thanks for reply.

    I watched some youtubes and there were many helpful videos.

    However, i have a question about your reply. Doesn't Allegro tool have a auto-routing function? Why do you route manually? not using this option?

    Thanks a lot again and i will be waiting for your reply.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago in reply to dontknowwhy

    When you launch Allegro, which license options do you see?   I work for a company that focuses on RF boards.  I can't justify the cost of the AIDT option when we don't use DDR or PCI-E parts.  

    https://www.youtube.com/watch?v=yoxqYej1KBs

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information