• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Dynamic shape flood spacing

Stats

  • Replies 15
  • Subscribers 161
  • Views 16585
  • Members are here 0
More Content

Dynamic shape flood spacing

Lock2002
Lock2002 over 5 years ago

Is there any way to find an resolve issues like this other than visually? 

  • Sign in to reply
  • Cancel
Parents
  • RFinley
    RFinley over 5 years ago

    The gap in your dynamic shape? 

    But, that is very short in length and cannot radiate.  I'm going to guess, it is on an internal layer and you cover it when you flood the surface layers.   

    In my experience, the board still passes EMC.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Lock2002
    Lock2002 over 5 years ago in reply to RFinley

    it's not a EMI issue, it's a fabrication issue. I realize it's same net, but I still get grief from my DFM guy and the fab house. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • steve
    steve over 5 years ago in reply to Lock2002

    OK - Try adjusting your Min aperture for artwork fill (Global Dynamic Params) and see if that stops this type of issue being generated in the first place.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago in reply to Lock2002

    Do they consider this an acid trap?   

    I'll shorten my first answer then. 

    The new DFM antenna checks in 17.4 seem to work with traces and vias but not dynamic shapes.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Lock2002
    Lock2002 over 5 years ago in reply to steve

    I have gap width set to 6 mil. I can change it to 10 mil and that particular one goes away, but others pop up.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago in reply to Lock2002

    (oh yeah, Steve mentioned this) There is a setting under Shape> Global Dynamic Shape Parameters> Void Controls tab

    "Minimum aperture for gap width".  Basically manages the smallest aperture used to generate dynamic shapes.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • stumpsr1019
    stumpsr1019 over 5 years ago in reply to Lock2002

    we have our min aperture set to 3.499 and do all our planes as positives. Might muck with your Acute angle trim control. One thing that I always

    thought that the tool should have is Creating pin voids In-line if you selected a group of pins or vias not for an entire shape. It would be good for BGA's

    and connectors.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • stumpsr1019
    stumpsr1019 over 5 years ago in reply to Lock2002

    we have our min aperture set to 3.499 and do all our planes as positives. Might muck with your Acute angle trim control. One thing that I always

    thought that the tool should have is Creating pin voids In-line if you selected a group of pins or vias not for an entire shape. It would be good for BGA's

    and connectors.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
  • RFinley
    RFinley over 5 years ago in reply to stumpsr1019

    Well, Allegro has a DRC (reference plane continuity) to catch plane gaps adjacent to traces.. 

    This is the fight between fab QA and EMC/EE engineers.  Reference plane gaps at some point lead to bit-error rates going up.

    Still don't understand why this is considered an acid trap without an acute angle.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Lock2002
    Lock2002 over 5 years ago in reply to RFinley

    not an acid trap, just not manufacturable. If they fab as-is the gap will not be there or with such small gaps the resist could come off and cause issues elsewhere. Plus we've beat our fabricators up so much that they are afraid to make any decisions without our approval. 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • RFinley
    RFinley over 5 years ago in reply to Lock2002

    My condolences as you could have this dialed in, but fabricators have varying etch aggressiveness as a chemical process.  Add electroplating to this layer and... 

    Aerospace?   Usually you have lower risk with a slightly bigger copper gap.    Have to ask, what industry would spend time on this?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Lock2002
    Lock2002 over 5 years ago in reply to RFinley

    Exactly. And who else would have the money to spend time on this? LOL 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information