Stats

Replies 6
Subscribers 162
Views 11450
Members are here 0

Test Point

Hi, I would like to insert test points on the bottom side of my pcb. But when I go to generate the gerber of the soldermask bottom I have to add the layer: "Via Class / soldermask bottom" to make sure that it does not have the soldermask on my final pcb in the test points. Unfortunately this causes me the absence of the soldermask also on the vias .. is there an alternative way to solve this problem? (I specify that the test point must be smd)

thanks

Wild over 4 years ago in reply to Danilo Pichilli

I assumed that, but clarity is needed, others that read these forums may not understand what you are requesting. If you google test points, a wiki page shows up:

https://en.wikipedia.org/wiki/Test_point

So I added this comment for the community to understand.
Cancel
Vote Up +1 Vote Down

Sign in to reply

Cancel

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.