• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Allegro 17.4 PCB Designer Trying to create a netlist report...

Stats

  • State Not Answered
  • Replies 0
  • Subscribers 160
  • Views 34
  • Members are here 0
More Content

Allegro 17.4 PCB Designer Trying to create a netlist report with Part Number and Alias.

NP202510093218
NP202510093218 7 hours ago

Howdy all,

I'm using Cadence Allegro 17.4. I made a schematic capture with signal names. However when i do a netlist report i get a name that is not the signal name, I get the origin name of the net. I tried in Allegro Design Authoring: Design Entry HDL and Allegro PCB Designer 17.4.

That makes sense that intermediate signals are not listed, however I'm trying to check that I have the pin out labeled correctly according to an Excel doc. 

Is there anyway to generate a report with these signal?

Ideally Id like a report like PR1 | 5_B10 | GND_S_S8, not the MB01_006052.... identifier.

  • Cancel
  • Sign in to reply
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information