• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. What is Preventing Designers from Improving Decoupling?

Stats

  • Replies 7
  • Subscribers 167
  • Views 493
  • Members are here 0
More Content

What is Preventing Designers from Improving Decoupling?

John T
John T 28 days ago

We see many designs every day but most do not follow the performance recommendations when it comes to power and ground via placement for decoupling capacitors.

Why ?

What is preventing you from pushing your designs to perform at their electrical best:
1. Is it costs?
2. Is it due to manufacturing or fabrication?
3. Is it speed for design completion or DRC management?

The highest level recommendation is to place grounding and power vias inside the capacitor pads

Let’s share some industry experience if anyone has overcome these hurdles or have suggestions or reasons for the approach.

Appreciating any thoughts or comments below.

  • Sign in to reply
  • Cancel

Top Replies

  • avant
    avant 18 days ago +2
    We don't use via-in-pad. We produce 1M+ units a year. Expense and manufacturing issues outweigh benefit for us. We typically use #2 with vias tied to planes, and wide traces. We use a lot of 0201…
  • excellon1
    excellon1 21 days ago +1
    Hi John, Good topic. The caps look too big for the pads :), probably just to illustrate I'm sure. So Level 3 works very well, I have used this fairly regularly as I do RF based layouts into the GHz.…
  • avant
    avant 17 days ago in reply to John T +1
    Hi John, I should have clarified - Our designs are usually single-sided with only optional memory and related components on the back side. Decoupling caps for the top side components are on the top…
  • John T
    John T 10 days ago in reply to avant

    Sometimes it makes you wonder if it would be possible to embed just the ground pad on the lower layer, soldering directly to the inner ground plane...For thin dielectric layers the thickness difference might not be so bad to enable soldering potentially. The technology is already there for making punch openings in the prepreg, or just micro-milling. Hope my meaning is clear.  

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • CC202608287943
    CC202608287943 10 days ago in reply to excellon1

    Thanks for the detailed explanation. I’m still fairly new to PCB layout, so some of this is new to me, but the point about keeping the trace width closer to the pin width makes sense. I’ll keep the via placement and inductance in mind as well.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information