• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Design Entry HDL
  3. ERROR(SPMHNI-175) IN CREATING THE NETLIST

Stats

  • State Not Answered
  • Replies 14
  • Subscribers 26
  • Views 16279
  • Members are here 0
More Content

ERROR(SPMHNI-175) IN CREATING THE NETLIST

AnirudhTHABJUL
AnirudhTHABJUL over 9 years ago

Hello Everyone,

I am electronic engineer working in Paris.

I am using ORCAD 16.6 for designing our schematics and PCB layout.

In order to design the PCB layout we need to create NETLIST file right.

So, while creating this netlist i have got following error

" ERROR: File "SNB_PSB.brd" is being edited by user "THABJUL" on date "Mon Nov 30 15:20:05 2015" on system "ANIRUDH_THABJUL". Resolve lock file and re-run netrev.

#1 ERROR(SPMHNI-175): Netrev error detected."

Can any body help me in solving this issue?

Regards,
Anirudh

  • Sign in to reply
  • Cancel
  • steve
    0 steve over 9 years ago
    You have the board file SNB_PSB.brd open whilst trying to create / import the netlist into it. TRy closing PCB Editor down and trying again OR uncheck the Netrev section of the netlist generator and once generated import it manually in PCB Editor from File - Import - Logic
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • AnirudhTHABJUL
    0 AnirudhTHABJUL over 9 years ago

    Thank you steve.

    I followed what you said and i got following error.

    Can you please help me to solve this issue.

    Regards,

    Anirudh

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • redwire
    0 redwire over 9 years ago

    You can also disable this checking in Allegro. For beginners it's just easier to exit Allegro before netlisting.

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • steve
    0 steve over 9 years ago
    The netlist files are not found. When you create a netlist in OrCAD it creates 3 files, pstchip.dat, pstxnet.dat and pstxprt.dat. These are normally in the direcotory called allegro which is created under the folder where the schematic is. Make sure the Import directory is pointing to this location. Watch this:- https://www.youtube.com/watch?v=nxaDaFs154s
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • AnirudhTHABJUL
    0 AnirudhTHABJUL over 9 years ago

    Thank you for your help.

    Can you please tell me the procedure how to disable this checking in allegro? 

    Regards,

    Anirudh

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information