• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. High speed DDR multi-tiered T routing

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 163
  • Views 17440
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

High speed DDR multi-tiered T routing

archive
archive over 17 years ago

Hey all,

I'm trying to setup some matched length T routing for some high speed DDR memory. I have scheduled the nets properly with virtual pins and setup pin pairs in constraint manager under Relative Propagation Delay but I don't understand how to specify a length range for the individual pin pairs of the T route. Should this be setup somewhere besides Relative Prop Delay?

Image 1: multi-tiered T routing of DDR address buss. All segments A must match length. All segments B & C must match length. All segments D, E, F and G must match length. Data buss length must match address segment length to each DDR.

I'm running 15.5.1 with the performance option.

Any help would be appreciated....need to get moving on this board!!!!!

  • DDRTroute.JPG
  • View
  • Hide
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Dear Vealmic,

    in your presentation you remark not to talk about detailed timing equations etc. We want to route a 12bit 500Mbit DDR2 bus with DStrobe and want to calculate what tolerances we can allow for the data and bus lenght matching. Can you give us a hint how or where I can find information about to calculate the timings, to set the correct propagation delay values?

    Thanks a lot!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Dear Vealmic,

    in your presentation you remark not to talk about detailed timing equations etc. We want to route a 12bit 500Mbit DDR2 bus with DStrobe and want to calculate what tolerances we can allow for the data and bus lenght matching. Can you give us a hint how or where I can find information about to calculate the timings, to set the correct propagation delay values?

    Thanks a lot!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information