• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Fanout by Pick creating duplicate vias

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 165
  • Views 15405
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Fanout by Pick creating duplicate vias

mvonahnen
mvonahnen over 17 years ago

 I am getting a strange problem when I use Fanout by Pick.  When I fanout a new part, it adds vias to previously fanned out parts, stacking multiple vias on top of each other.

 I have deselected the previously fanned out part and even have done other commands in between the Fanout commands.

 Has anybody else seen this?

  • Cancel
  • lcanx2
    lcanx2 over 17 years ago
    Have you tried the Create Fanout command?

    I find that I can control the location of the Fanout vias as well as the Pin to Via distance quicker with this tool than with Fanout by Pick.

    With this command I’ve also not seen the issue you describe.

    Bill
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mvonahnen
    mvonahnen over 17 years ago

     Yes, I uses them both.  I needed the DRC checking capability of Fanout by Pick.  I am just wondering if this has been submitted as a bug yet.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 17 years ago

    What version of Allegro/Orcad are you using ? I just tried this on 16.01 and 16.2 and cannot get the replication. Also what DRC checking does Fanout by pick give you that create fanout does not ?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mvonahnen
    mvonahnen over 17 years ago

     I am running 16.01.

     Concerning the DRC checking,  Create Fanout does not check for DRC errors, so if your fanout puts you on other pins, components, etc, too bad.

     Fanout by Pick will route around the other items on the board.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mvonahnen
    mvonahnen over 16 years ago

     I have a new issue.  Now running SPB 16.2 and I want to fanout a BGA in a constraint region.  When I select the part for Create Fanout (I get very bad results using Fanout by pick, the distance from the pin to the via is too long), it does not select the smaller size via that I need to use.  The via is defined for the constraint region.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information