Stats

  • Locked Locked
  • Replies 2
  • Subscribers 165
  • Views 13876
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Out of practice. Blind-Buried Vias in Allegro L.

Robert Finley

I need to stay current on drilling from layer 1-4 on an 8 layer stackup.  But, when I try to add a via to the fourth layer using the Add-via dialog box, I end up with via pads on 5-6 and 7-8.

 Am I reasonable to expect there is a way to go 1-2, 2-3, and 3-4 in Allegro L?  (yeah, I know bout the same-net DRC that I don't have.)

I do have a unique padstack for the microvia defined as single-layer in the padstack manager pad definition.

 Should the padstack name show up when I  check Setup>  B/B via definitions> Definte B/B Via?

Parents
  • Robert Finley
     Its been a while (year).  I was able to take an existing traditional SMT board, update the constraints to use the new via.  First problem is I created the blind/buried vias but didn't specify them in constraints (ok, don't get to change that too often.)

    Back to a via padstack defining the signal layer pad on outers and internal layer.

    Thanks for the fabricator advice.  I've done ALIVH designs in BS/BSRE, extensively. 

     Is there a way to fool Allegro-L into allowing stacked/overlapped vias or does that require HDI in XL? 

    It lets me place them adjacent to each other (touching), but DRC won't let them overlap. 

    Next project is figuring out how to allow a blind via inside a component SMT land.

     

Reply
  • Robert Finley
     Its been a while (year).  I was able to take an existing traditional SMT board, update the constraints to use the new via.  First problem is I created the blind/buried vias but didn't specify them in constraints (ok, don't get to change that too often.)

    Back to a via padstack defining the signal layer pad on outers and internal layer.

    Thanks for the fabricator advice.  I've done ALIVH designs in BS/BSRE, extensively. 

     Is there a way to fool Allegro-L into allowing stacked/overlapped vias or does that require HDI in XL? 

    It lets me place them adjacent to each other (touching), but DRC won't let them overlap. 

    Next project is figuring out how to allow a blind via inside a component SMT land.

     

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.