• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Shape parameters - thermal/anti - pos layer

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 1584
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Shape parameters - thermal/anti - pos layer

stump1019
stump1019 over 13 years ago

When editing Dynamic Shape Instance Parameters what are the factors that come into play with regard to controlling the copper web between pins if you make your Thru pin, SMD pin and Via settings to Thermal/anti ? This is on a positive layer shape.

 

 

  • Cancel
  • KoolKat
    KoolKat over 13 years ago

    Unless I'm misunderstanding your question here are several things that you want to pay attention to when you use thermal relief.  You can set these globally or independently per shape.

    Globally...

     Setup>Design Parameters, Shapes Tab, Edit global dynamic shape parameters..., Thermal relief connects Tab

    1] Orthogonal or Diagonal contact. 2] Minimun (maybe 2) and Maximum (maybe 4) connects.

    3] Use a fixed thermal width, 4] Use thermal width oversize

     

    Clearances Tab 

    5] You can have the dynamic shape follow either the Thermal/anti that was defined when the padstack was made or follow your DRCs in Constraint Manager. 6] You can oversize the clearance.  

    Independently...

    Shape>Select Shape or Void, Select the shape and RMB (right mouse button), Select Parameters... Change settings as desired.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • stump1019
    stump1019 over 13 years ago

    Maybe I was a little too vague with my request.......I was assuming that all of the above was already taken into consideration. What happened is that I had a 25 pin registration coupon having the same pitch between pins but varying anti pad sizes throughout the array. When doing the anti pad to anti pad calculations I was expecting a certain size web, when what was happening is that it became oversized totally blowing the web away. So I guess what I'm really asking is when using the thermal/anti pad what constraints (aka shape to pad/via) would affect this to make it oversized? I would think that if you choose thermal/anti pad that's what you'd get with on other constraints affecting it.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 13 years ago

    The thermal / anti options are normally only used for negative shapes. It's probably best if you set the shape parameters to DRC for a positive dynamic shape, then use Constraint Manager to define your pad to options (like shape). This way you can set a different rule for each net so you get the array clearance required.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information