• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Shape parameters - thermal/anti - pos layer

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 164
  • Views 1586
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Shape parameters - thermal/anti - pos layer

stump1019
stump1019 over 13 years ago

When editing Dynamic Shape Instance Parameters what are the factors that come into play with regard to controlling the copper web between pins if you make your Thru pin, SMD pin and Via settings to Thermal/anti ? This is on a positive layer shape.

 

 

  • Cancel
Parents
  • stump1019
    stump1019 over 13 years ago

    Maybe I was a little too vague with my request.......I was assuming that all of the above was already taken into consideration. What happened is that I had a 25 pin registration coupon having the same pitch between pins but varying anti pad sizes throughout the array. When doing the anti pad to anti pad calculations I was expecting a certain size web, when what was happening is that it became oversized totally blowing the web away. So I guess what I'm really asking is when using the thermal/anti pad what constraints (aka shape to pad/via) would affect this to make it oversized? I would think that if you choose thermal/anti pad that's what you'd get with on other constraints affecting it.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • stump1019
    stump1019 over 13 years ago

    Maybe I was a little too vague with my request.......I was assuming that all of the above was already taken into consideration. What happened is that I had a 25 pin registration coupon having the same pitch between pins but varying anti pad sizes throughout the array. When doing the anti pad to anti pad calculations I was expecting a certain size web, when what was happening is that it became oversized totally blowing the web away. So I guess what I'm really asking is when using the thermal/anti pad what constraints (aka shape to pad/via) would affect this to make it oversized? I would think that if you choose thermal/anti pad that's what you'd get with on other constraints affecting it.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information