• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Signal integrity verification at 10GHz

Stats

  • Locked Locked
  • Replies 14
  • Subscribers 165
  • Views 18844
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Signal integrity verification at 10GHz

Pavel47
Pavel47 over 13 years ago

Hello,

Is Allegro PCB SI (or some other tool from 16.5) capable to check signal integrity of a complex board at 10GHz ?

Or one should export the board file to HyperLynx and check SI with the last one ?

Thanks in advance.

Pavel.

  • Cancel
Parents
  • Pavel47
    Pavel47 over 13 years ago

    Thanks Dennis. Is there some document where I could find detailed procedure how to proceed ?

    In particular I want to estimate the signal that is generated by a FPGA on the PCB1, then is propagated from FPGA pin to the connector CONA male (PCB1), then retrived on the PCB2 via CONA female, then propageted via PCB2 until optical transceiver CONB.

    What additional information (beside layout) must I have in order to accomplish this task:

    1. IBIS model for FPGA, that describes electromagnetic property of the drive pin (as well as ?) its driving capability
    2. IBIS model of CONA
    3. IBIS model of the optical transceiver CONB

    Regards.

    Pavel.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Pavel47
    Pavel47 over 13 years ago

    Thanks Dennis. Is there some document where I could find detailed procedure how to proceed ?

    In particular I want to estimate the signal that is generated by a FPGA on the PCB1, then is propagated from FPGA pin to the connector CONA male (PCB1), then retrived on the PCB2 via CONA female, then propageted via PCB2 until optical transceiver CONB.

    What additional information (beside layout) must I have in order to accomplish this task:

    1. IBIS model for FPGA, that describes electromagnetic property of the drive pin (as well as ?) its driving capability
    2. IBIS model of CONA
    3. IBIS model of the optical transceiver CONB

    Regards.

    Pavel.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information