Home
  • Products
  • Solutions
  • Support
  • Company

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Products
  • Solutions
  • Support
  • Company
Community PCB Design & IC Packaging (Allegro X) PCB Design Generating gerbers

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 169
  • Views 18984
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generating gerbers

FrancisFogarty
FrancisFogarty over 12 years ago

Hi Guys 

 

im getting a few warnings in the log file when generating gerbers.

WARNING: more than one via class in film record

    WARNING: Null REGULAR-PAD specified for padstack VIA188 at (-576.17 -530.00) 

is it ok to leave these warnings alone?

Regards

Fran  

  • Cancel
Parents
  • oldmouldy
    oldmouldy over 12 years ago

    Probably not. The Via Class entry for a given layer Film Control would be VIA CLASS/<layer>, like VIA CLASS/TOP, this might not matter of all the Vias are through but probably best to look at the Film Control data and clean this up.

    Connections are made to the Regular Pad(s), NULL means a zero, or no, definition for that padstack so its not going to be making a connection. Visit the location in PCB Editor and check padstack definition, Tools>Padstack>Modify Design Padstack, select the location and Edit in Options to open the padstack definition. (Or Tools>(Quick )Reports and get a Padstack Definition report on all the padstacks) Could be that VIA188 is not defined correctly.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • oldmouldy
    oldmouldy over 12 years ago

    Probably not. The Via Class entry for a given layer Film Control would be VIA CLASS/<layer>, like VIA CLASS/TOP, this might not matter of all the Vias are through but probably best to look at the Film Control data and clean this up.

    Connections are made to the Regular Pad(s), NULL means a zero, or no, definition for that padstack so its not going to be making a connection. Visit the location in PCB Editor and check padstack definition, Tools>Padstack>Modify Design Padstack, select the location and Edit in Options to open the padstack definition. (Or Tools>(Quick )Reports and get a Padstack Definition report on all the padstacks) Could be that VIA188 is not defined correctly.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information