Stats

  • Locked Locked
  • Replies 18
  • Subscribers 168
  • Views 29786
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Board Geometry OUTLINE subclass warning

jmadsenee

Hi,

I have always used the Board Geometry OUTLINE subclass for my board outlines.  My board house wants a 1 mil trace on one of the layers as the board outline, so I've been using that subclass and including BOARD GEOMETRY/OUTLINE Gerber Film Record in the Artwork Control Form.  Since upgrading to 17.2, I am getting the warning: "WARNING(SPMHA2-118): Board Geometry subclasses, DESIGN_OUTLINE and CUTOUT are the preferred subclasses for defining a board outline..."  DESIGN_OUTLINE won't let me define a line width, and so doesn't really help me. 


What is the reason for this warning?  Can I just ignore it?


Thanks!

John

  • Can't you set undefined line width in the artwork film file to 1 ? That way if design_outline=cutout are drawn in allegro as 0 the output of the artwork would be 1.

  • Hi,

    The new DESIGN_OUTLINE and CUTOUT subclasses are used by the Enhanced DRC spacing checks (pad to board edge, mask to cutout and/or board edge, cutout to board edge) which is available in the Inter Layer Worksheet of Constraint Manager under the Spacing Domain.  There is more details in the What's New in Release 17.2-2016 document.

    As someone else posted, you could change the Undefined line width to 1mil for the OUTLINE Film Record but if you want to see the Outline on all Gerbers Film Record you could just continue using BOARD GEOMETRY/OUTLINE for that purpose.

    Hope this helps,
    Mike Catrambone

  • Thanks, Mike.  That explains it! 

  • I'd like to follow-up on this question.  While setting the undefined line width to non-zero will then define the BOARD GEOMETRY/DESIGN_OUTLINE shape to a width, I don't like that this will then mask any other zero width geometry on the design.  The log only shows the first instance of the redefine per layer and suppresses the rest.  I would prefer to "fix"/change each zero width entity, rather than blindly assigning a width to everything. 

    My outlines are imported from ProE via an emn file and now import to the BOARD GEOMETRY/DESIGN_OUTLINE as shapes (previously it was BOARD GEOMETRY/OUTLINE).  I think the problem lies in that geometry on this new subclass is polygons-only and therefore you can't set the width of the lines, well, because there are no lines.  Copying it to the previous BOARD GEOMETRY/OUTLINE doesn't help as it is originally a polygon .  Correct me if I'm wrong on any of this.  Does anyone have any other suggestions?

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.