Stats

  • Locked Locked
  • Replies 5
  • Subscribers 166
  • Views 14491
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Stream Out Dielectric Vias

Dmtor

Hello,

I am new to Allegro and trying to create a GDS file representing the conductors in the PCB design. Using the stream out functionality I can get the etch and vias for each conductor layer, but I also need the vias traveling through the dielectric, so I can build a 3D model of the conductor geometry.

If I write a conversion file that maps a GDS layer to each conductor layer's vias I can't separate the vias traveling upwards and downwards into the two adjacent dielectric layers. The vias also do not show up in dielectric layers.

How can I create a GDS stream layer that describes the vias in that dielectric layer?

Regards,

D

Parents
  • CadAce2K

    My engineers read the GDS file(s) into their simulation tool and simply re-gen the via definitions in their tool. I've never been asked to create via structures as you've described. Sorry.

Reply
  • CadAce2K

    My engineers read the GDS file(s) into their simulation tool and simply re-gen the via definitions in their tool. I've never been asked to create via structures as you've described. Sorry.

Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.