Stats

  • Locked Locked
  • Replies 3
  • Subscribers 166
  • Views 14670
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Chip on Board (COB) in Allegro PCB Editor 17.2

J Rajesh

Hi,

Any one used on COB technology in Allegro PCB Editor 17.2

I just need to know the challenges faced due to limitation in Allegro PCB Editor 17.2 compared to SiP.

Regards,

Rajesh

Parents
  • CadAce2K

    Ditto what Robert mentions. Been doing COB (mainly unpackaged die on PCB) for some time. That's the easy part (mostly). Getting pitches routed at 0.35mm pitch or less is a problem - not for layout but manufacturing. We're getting into 2mil trace/space arena, and not many PCB houses can do it successfully (many like to try).

    For modules/interposer/etc. - Allegro PCB vs SIP? SIP has the methodology for doing them 'easier' but Allegro PCB can do them just as well. You just have to get used to what Allegro PCB wants. If you're used to vias as a build-up process then it takes a bit getting used to doing it in Allegro PCB.

    The leading argument for using SIP rather than Allegro PCB is your fabricators. If they prefer a SIP file for their verification/validation... well you'll just have to decide.

    Me personally, I'd much rather do these in SIP, and it's easy to learn. It's just that SIP is another EXPENSIVE tool for your arsenal. If you have Allegro PCB, normally you won't also have SIP.

    Strickly for plain-Jane modules/interposers though Allegro PCB handles them quite well. And easy.

Reply
  • CadAce2K

    Ditto what Robert mentions. Been doing COB (mainly unpackaged die on PCB) for some time. That's the easy part (mostly). Getting pitches routed at 0.35mm pitch or less is a problem - not for layout but manufacturing. We're getting into 2mil trace/space arena, and not many PCB houses can do it successfully (many like to try).

    For modules/interposer/etc. - Allegro PCB vs SIP? SIP has the methodology for doing them 'easier' but Allegro PCB can do them just as well. You just have to get used to what Allegro PCB wants. If you're used to vias as a build-up process then it takes a bit getting used to doing it in Allegro PCB.

    The leading argument for using SIP rather than Allegro PCB is your fabricators. If they prefer a SIP file for their verification/validation... well you'll just have to decide.

    Me personally, I'd much rather do these in SIP, and it's easy to learn. It's just that SIP is another EXPENSIVE tool for your arsenal. If you have Allegro PCB, normally you won't also have SIP.

    Strickly for plain-Jane modules/interposers though Allegro PCB handles them quite well. And easy.

Children
  • RFinley
    in reply to CadAce2K

    Yep, If you and your partner have SiP, do it there.  Our partner overseas did not have access to Allegro.    

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.