• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Concept HDL Error

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 164
  • Views 18974
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Concept HDL Error

archive
archive over 19 years ago

Hi guys! Al here again. I encountered an error while saving my schematic entry. The error reads Place holder property needs value set.

And when I am exporting the physical definition I encounter this error:

#1 ERROR(304): Cannot find a .sir file for '@pcb_lib.xc3s200pq208(entity)'. ~

Verify you have saved all changes to cell 'xc3s200pq208'.

In addition, verify the correct library for cell 'xc3s200pq208' has be~

en specified in the liblist of all cfg_package/expand.cfg files used during ex~

pansion of this design.

When binding to '@pcb_lib.xc3s200pq208(chips)', the port definition is~

determined using the 'entity' view.

1 errors detected

Thanks for the help. Ü

- Al


Originally posted in cdnusers.org by acbalbason
  • Cancel
Parents
  • archive
    archive over 19 years ago

    Hi Jerry,

    It worked actually. Thanks! Now I have a new problem. I need to generate the footprint of the schematic symbol. I got my symbol from http://www.accelerated-designs.com. It is a PQ208 Package of Xilinx FPGA XC3S200. It has a CSV file (.ctx file extension). The guy from ADI says i need a footprint generator to generate the footprint. You know of any Allegro product which does this?

    Thanks,

    Al


    Originally posted in cdnusers.org by acbalbason
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 19 years ago

    Hi Jerry,

    It worked actually. Thanks! Now I have a new problem. I need to generate the footprint of the schematic symbol. I got my symbol from http://www.accelerated-designs.com. It is a PQ208 Package of Xilinx FPGA XC3S200. It has a CSV file (.ctx file extension). The guy from ADI says i need a footprint generator to generate the footprint. You know of any Allegro product which does this?

    Thanks,

    Al


    Originally posted in cdnusers.org by acbalbason
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information