• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. How to route High-speed SDRAM

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 164
  • Views 17937
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to route High-speed SDRAM

archive
archive over 17 years ago

I will layout one PCB  that contains one ARM soc(AT91SAM9261) & one SDRAM(MT48LC16M16A2).
SDARM will connect with ARM soc.

from SDRAM's datasheet, its max clock frequecy is about 133MHz.

for it is the first time for me to layout high-speed board.

how should i do when placing parts and routing?

how to confirm the address/data/clock trace width/length?

thanks


Originally posted in cdnusers.org by watchdog1976
  • Cancel
Parents
  • archive
    archive over 17 years ago


    In my knowledge the SDRAM should be as close as possible to the processor. Here that is AT91SAM9261 microcontroller. And the address/data traces should be length matched. Make sure about high frequency clock signal. You can refer the data sheet of microcontroller. And also see this link:
    http://www.idt.com/products/getDoc.cfm?docID=6728316
    http://www.cdnusers.org/InterviewDesigninginDDR2memoriesonPCBs/tabid/401/Default.aspx

    Thanks.


    Originally posted in cdnusers.org by shiva
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago


    In my knowledge the SDRAM should be as close as possible to the processor. Here that is AT91SAM9261 microcontroller. And the address/data traces should be length matched. Make sure about high frequency clock signal. You can refer the data sheet of microcontroller. And also see this link:
    http://www.idt.com/products/getDoc.cfm?docID=6728316
    http://www.cdnusers.org/InterviewDesigninginDDR2memoriesonPCBs/tabid/401/Default.aspx

    Thanks.


    Originally posted in cdnusers.org by shiva
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information