• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Export cad files

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 13654 views
  • Discussion

    Via automatically assigning net

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13478 views
  • Discussion

    Allgegro PCB 15.7 L bundle schematic front end

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 13117 views
  • Discussion

    Document Control questions with Variant Schematics

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    15 replies • 21271 views
  • Discussion

    DxDesigner to Allegro flow - netilsting configuration

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 1924 views
  • Discussion

    Allegro and Pro-E PCB panel exchange

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13331 views
  • Discussion

    Thieving Process

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    8 replies • 17769 views
  • Discussion

    Error message # 24??

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 13428 views
  • Discussion

    how to do SKILL programming

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12740 views
  • Discussion

    how to create logo to the Allegro's control panel

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 1087 views
  • Discussion

    Negative art layer files issue

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    10 replies • 15349 views
  • Discussion

    Globally adding a property

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12136 views
  • Discussion

    NO_TEST Property

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12583 views
  • Discussion

    making a logo for placement on a pcb

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    12 replies • 20247 views
  • Discussion

    Netlisting mechanical parts from Capture CIS to Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 14186 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information