PCB Design - PCB Design & IC Packaging (Allegro X)

PCB Design

Latest Posts

Discussion

Cross Section altered after Export

Category: PCB Design

By phimai
•
started over 4 years ago

0 replies • 10615 views
Discussion

Single Pin for multiple Pads in Allegro Librarian XL: part Developer

Category: PCB Design

By attle
•
updated over 4 years ago by CadAce2K

1 replies • 11573 views
Discussion

17.4 copy command conflict

Category: PCB Design

By jc teyssier
•
started over 4 years ago

0 replies • 11165 views
Discussion

Cant generate BOM in excel.

Category: PCB Design

By Subodh Bansode
•
updated over 4 years ago by AvengerThanos

1 replies • 12344 views
Discussion

Getting error to open the Capture.exe after updating the hotfix, try to change the system variables and user variables for "PATH", still doesn't work. Please help.

Category: PCB Design

By FelixDivi
•
updated over 4 years ago by AvengerThanos

1 replies • 2643 views
Discussion

PCB Editor 17.4, no XNETs after model assignment

Category: PCB Design

By FormerMember
•
updated over 4 years ago by AvengerThanos

1 replies • 3535 views
Discussion

[[Can not open PCB tool in 17.4 Cadence Version]]

Category: PCB Design

By HirosakiOnda
•
started over 4 years ago

0 replies • 11636 views
Discussion

Capture jumping sheets when selecting nets

Category: PCB Design

By OrCadUser9
•
updated over 4 years ago by redwire

1 replies • 11839 views
Discussion

Script/Source files nested too deeply

Category: PCB Design

By patricksingr
•
updated over 4 years ago by ichliebedich

1 replies • 5366 views
Discussion

Actual Value in Allegro Constraint Manager

Category: PCB Design

By HirosakiOnda
•
updated over 4 years ago by steve

1 replies • 13511 views
Discussion

how to cut(split) the line type?

Category: PCB Design

By ichliebedich
•
updated over 4 years ago by masamasa

1 replies • 2810 views
Discussion

Netlist from LTSpice (Analog Devices)

Category: PCB Design

By CadAce2K
•
started over 4 years ago

0 replies • 11509 views
Discussion

How to create the NC Outline for panelization at SPB17.4?

Category: PCB Design

By ichliebedich
•
updated over 4 years ago by steve

1 replies • 12846 views
Discussion

How to view only test points?

Category: PCB Design

By SteveDeeds
•
updated over 4 years ago by steve

1 replies • 12940 views
Discussion

Netlist property syntax warnings after back annotation, then netlist re-import

Category: PCB Design

By Gipper
•
updated over 4 years ago by AvengerThanos

1 replies • 12488 views

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.