• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    SigWave not coming up

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 13002 views
  • Discussion

    ODB++

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    5 replies • 13541 views
  • Discussion

    "Tips from Cadence" mirroring symbols with user defined subclasses

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 1394 views
  • Discussion

    NetSeminar on GHz interconnects

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 12847 views
  • Discussion

    Error attribute definition not found?

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12479 views
  • Discussion

    Split Bonding Rings

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12555 views
  • Discussion

    analylis bus in SigXplorer

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    7 replies • 15878 views
  • Discussion

    si analysis for bus

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    3 replies • 13546 views
  • Discussion

    Change Layer Order

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 13757 views
  • Discussion

    Package Origin and IDF

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12041 views
  • Discussion

    Flip Layout

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12842 views
  • Discussion

    export IDF for SDRC

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12288 views
  • Discussion

    "Tips from Cadence" regarding NC drill legend creation

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 1713 views
  • Discussion

    Max Delta Current in Power Integrity

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12149 views
  • Discussion

    Assign Colors to Different Nets

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    3 replies • 17796 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information