• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    How to handle the Via or Thru-Hole plating thickness value?? Is it available?

    Category: PCB Design

    By ichliebedich ichliebedich

    •

    started over 3 years ago

    0 replies • 8486 views
  • Discussion

    allegro package menu file (apd.men) not working

    Category: PCB Design

    By ichliebedich ichliebedich

    •

    updated over 3 years ago by ichliebedich

    1 replies • 9289 views
  • Discussion

    L293DNE Quadruple Half-H Drivers

    Category: PCB Design

    By kaylee kaylee

    •

    started over 3 years ago

    0 replies • 8797 views
  • Discussion

    DE HDL Printing Net Attributes

    Category: PCB Design

    By tmd63 tmd63

    •

    started over 3 years ago

    0 replies • 8545 views
  • Discussion

    Aliases nested too deeply

    Category: PCB Design

    By charliejuk charliejuk

    •

    started over 3 years ago

    0 replies • 9066 views
  • Discussion

    Copper pull back

    Category: PCB Design

    By HSID HSID

    •

    updated over 3 years ago by excellon1

    1 replies • 10071 views
  • Discussion

    ROHS FPGA in a leaded process

    Category: PCB Design

    By atoddrich atoddrich

    •

    started over 3 years ago

    0 replies • 8427 views
  • Discussion

    Allegro Free Pysical Viewer 17.2 show measure min. setting

    Category: PCB Design

    By Leapsy Tom Leapsy Tom

    •

    started over 3 years ago

    0 replies • 9835 views
  • Discussion

    PCB editor snap condition error

    Category: PCB Design

    By cornebos1 cornebos1

    •

    updated over 3 years ago by cornebos1

    1 replies • 9291 views
  • Discussion

    Hierarchal schematic design

    Category: PCB Design

    By FormerMember FormerMember

    •

    updated over 3 years ago by oldmouldy

    1 replies • 3995 views
  • Discussion

    how to create panel in orcad 17.4 pcb designer professional

    Category: PCB Design

    By keerthankitty keerthankitty

    •

    updated over 3 years ago by AvengerThanos

    1 replies • 9890 views
  • Discussion

    A bus of netgroups

    Category: PCB Design

    By stevensen1 stevensen1

    •

    updated over 3 years ago by AvengerThanos

    1 replies • 9736 views
  • Discussion

    Edit Page name is disabled

    Category: PCB Design

    By Commander5112 Commander5112

    •

    started over 3 years ago

    0 replies • 9527 views
  • Discussion

    OrCAD Capture TCL script to set variant view.

    Category: PCB Design

    By alager alager

    •

    started over 3 years ago

    0 replies • 9436 views
  • Discussion

    padstack question

    Category: PCB Design

    By masamasa masamasa

    •

    updated over 3 years ago by steve

    1 replies • 8926 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information