• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    ConceptHDL Library - Open up cell by PART_NUMBER defined in part table

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 791 views
  • Discussion

    Using antipads with DRC on planes

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13520 views
  • Discussion

    Do Files

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 11971 views
  • Discussion

    Defending Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    9 replies • 16987 views
  • Discussion

    definition of classes propety

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12365 views
  • Discussion

    VoltageSwing in Pulse simulation

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13220 views
  • Discussion

    The advantage of RS-274X

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 13944 views
  • Discussion

    TestPrep Automatic- Allow pin escape insertion problem

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    5 replies • 2783 views
  • Discussion

    De-emphasis level in Macromodel

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    3 replies • 12971 views
  • Discussion

    board outline segments merge

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 16254 views
  • Discussion

    via xy report

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 13118 views
  • Discussion

    autosilk coflict with pin?

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12074 views
  • Discussion

    Cross Probe between Concept and Allegro during placement

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12757 views
  • Discussion

    Dptol never goes green.

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12675 views
  • Discussion

    New book on semiconductor modeling

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 12072 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information