• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PSpice
  3. AD8338ACPZ-R7

Stats

  • State Suggested Answer
  • Replies 4
  • Answers 1
  • Subscribers 28
  • Views 2992
  • Members are here 0
More Content

AD8338ACPZ-R7

GM202407172538
GM202407172538 over 1 year ago

I download the Pspice model of AD8338ACPZ-R7 from the manufacter industry.

But i can't associate the Pspice model to the simbol.

How can i do ? 

  • Sign in to reply
  • Cancel
Parents
  • HIMS
    0 HIMS 10 months ago

    Try this - 


    * Node assignments
    * Non inverting input, with 500ohm internal resistor
    * | Non inverting input, direct
    * | | Inverting input, direct
    * | | | Inverting Input, with 500ohm internal resistor
    * | | | | Signal common/ground
    * | | | | | Gain control pin
    * | | | | | | Feedback pin (inverting output)
    * | | | | | | | Inverting output
    * | | | | | | | | Non-inverting output
    * | | | | | | | | | Feedback pin (non-inverting)
    * | | | | | | | | | | Supply pin (3-5V)
    * | | | | | | | | | | | Reference output, 1.5V
    .SUBCKT AD8338 INPR INPD INMD INMR COMM GAIN FBKM OUTM OUTP FBKP VBAT VREF
    *Reference
    V100 VREF 0 1.500

    *Input stage
    R001 INPR INPD 500
    R002 INMR INMD 500
    VSENS1 INPD VREF 0
    VSENS2 VREF INMD 0

    *Differential to single-ended
    F001 0 VSUM VSENS1 0.05
    F002 0 VSUM VSENS2 0.05
    R010 VSUM 0 10e3

    *Gain scaling
    EGAIN VGAINOUT 0 VALUE {PWR(10,4*(V(GAIN)-0.1))*V(VSUM)}
    R020 VGAINOUT 0 1e9

    *Slewing circuit
    GSLEW VSLEW 0 VALUE {(-1)*LIMIT((V(VGAINOUT)-V(VSLEW)),0.002,-0.002)}
    C010 VSLEW 0 10e-12


    *Gainbandwidth limiting
    G001 0 VPRE VSLEW 0 -0.05
    R040 VPRE 0 20
    C050 VPRE 0 442e-12

    ECLAMP VLIMIT 0 VALUE {LIMIT(V(VPRE), 1.55, -1.55)}

    *Output Transimpedance Amplifier
    G010 0 FBKP VLIMIT 0 0.052631e-3
    G011 FBKM 0 VLIMIT 0 0.052631e-3
    E100 OUTP 0 VREF FBKP 1e5
    E101 OUTM 0 VREF FBKM 1e5
    R099 OUTP FBKP 9500
    R098 OUTM FBKM 9500
    *supply current
    GMEAS VBAT 0 VALUE {(V(GAIN)-0.6)*(V(GAIN)-0.6)*0.012+0.003}

    .MODEL DGeneric D Is=1e-15

    .ends

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Reply
  • HIMS
    0 HIMS 10 months ago

    Try this - 


    * Node assignments
    * Non inverting input, with 500ohm internal resistor
    * | Non inverting input, direct
    * | | Inverting input, direct
    * | | | Inverting Input, with 500ohm internal resistor
    * | | | | Signal common/ground
    * | | | | | Gain control pin
    * | | | | | | Feedback pin (inverting output)
    * | | | | | | | Inverting output
    * | | | | | | | | Non-inverting output
    * | | | | | | | | | Feedback pin (non-inverting)
    * | | | | | | | | | | Supply pin (3-5V)
    * | | | | | | | | | | | Reference output, 1.5V
    .SUBCKT AD8338 INPR INPD INMD INMR COMM GAIN FBKM OUTM OUTP FBKP VBAT VREF
    *Reference
    V100 VREF 0 1.500

    *Input stage
    R001 INPR INPD 500
    R002 INMR INMD 500
    VSENS1 INPD VREF 0
    VSENS2 VREF INMD 0

    *Differential to single-ended
    F001 0 VSUM VSENS1 0.05
    F002 0 VSUM VSENS2 0.05
    R010 VSUM 0 10e3

    *Gain scaling
    EGAIN VGAINOUT 0 VALUE {PWR(10,4*(V(GAIN)-0.1))*V(VSUM)}
    R020 VGAINOUT 0 1e9

    *Slewing circuit
    GSLEW VSLEW 0 VALUE {(-1)*LIMIT((V(VGAINOUT)-V(VSLEW)),0.002,-0.002)}
    C010 VSLEW 0 10e-12


    *Gainbandwidth limiting
    G001 0 VPRE VSLEW 0 -0.05
    R040 VPRE 0 20
    C050 VPRE 0 442e-12

    ECLAMP VLIMIT 0 VALUE {LIMIT(V(VPRE), 1.55, -1.55)}

    *Output Transimpedance Amplifier
    G010 0 FBKP VLIMIT 0 0.052631e-3
    G011 FBKM 0 VLIMIT 0 0.052631e-3
    E100 OUTP 0 VREF FBKP 1e5
    E101 OUTM 0 VREF FBKM 1e5
    R099 OUTP FBKP 9500
    R098 OUTM FBKM 9500
    *supply current
    GMEAS VBAT 0 VALUE {(V(GAIN)-0.6)*(V(GAIN)-0.6)*0.012+0.003}

    .MODEL DGeneric D Is=1e-15

    .ends

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information