• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    About Constraint area in Allegro-16

    Category: PCB Design

    By Raam

    •

    updated over 14 years ago by purikku22

    9 replies • 17589 views
  • Discussion

    use of Layer Mapping

    Category: PCB Design

    By jean1125

    •

    updated over 14 years ago by jean1125

    2 replies • 14370 views
  • Discussion

    Adding a footprint manually to PCB

    Category: PCB Design

    By themaccabee

    •

    updated over 14 years ago by Ejlersen

    1 replies • 13118 views
  • Discussion

    How i could divide the FPGA to multiple sections

    Category: PCB Design

    By Mohad

    •

    updated over 14 years ago by Ejlersen

    3 replies • 13461 views
  • Discussion

    .dll file

    Category: PCB Design

    By rwetz

    •

    updated over 14 years ago by Ejlersen

    7 replies • 21440 views
  • Discussion

    Save Silkscreen Edits

    Category: PCB Design

    By techworks

    •

    updated over 14 years ago by techworks

    2 replies • 13298 views
  • Discussion

    Design Entry HDL 16.3 - replace 100 components in schematic

    Category: PCB Design

    By K2J4

    •

    updated over 14 years ago by djhutchi

    2 replies • 3270 views
  • Discussion

    How I can use my PCB-Design multiple times on one Board

    Category: PCB Design

    By mainframesk

    •

    updated over 14 years ago by Jimfan

    8 replies • 15751 views
  • Discussion

    axlSetPlaneType help

    Category: Allegro X PCB Editor

    By Nagaraj Shanmu

    •

    started over 14 years ago

    0 replies • 12735 views
  • Discussion

    Default OrCAD Capture library with derivative parts?

    Category: PCB Design

    By namly2003

    •

    updated over 14 years ago by namly2003

    2 replies • 16973 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information