• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 25 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,188 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Wirelist.dll

    Category: PCB Design

    By blockst

    •

    updated over 16 years ago by blockst

    2 replies • 14056 views
  • Discussion

    translate (convert) PADS to Allegro

    Category: PCB Design

    By irinakuz

    •

    updated over 16 years ago by redwire

    1 replies • 14451 views
  • Discussion

    env file setting or syntax requirements needed

    Category: PCB Design

    By hcowles

    •

    updated over 16 years ago by hcowles

    4 replies • 14034 views
  • Discussion

    clarifiction on Fabrication report

    Category: PCB Design

    By girish

    •

    started over 16 years ago

    0 replies • 12796 views
  • Discussion

    Via pads in inner plane layer.

    Category: PCB Design

    By Prasanna

    •

    updated over 16 years ago by redwire

    3 replies • 15980 views
  • Discussion

    New to Allegro

    Category: PCB Design

    By joebrewer109

    •

    updated over 16 years ago by John Davies

    7 replies • 15542 views
  • Discussion

    Symbol selection causes Vias to be selected also

    Category: PCB Design

    By mvonahnen

    •

    updated over 16 years ago by Helen

    3 replies • 13845 views
  • Discussion

    Building Orcad Symbols

    Category: PCB Design

    By ebstorrance

    •

    updated over 16 years ago by ebstorrance

    2 replies • 13855 views
  • Discussion

    Allegro Free Physical Viewer 16.0 - OpenGL

    Category: PCB Design

    By HaelAlly

    •

    updated over 16 years ago by HaelAlly

    2 replies • 6526 views
  • Discussion

    Footprint not possible to use

    Category: PCB Design

    By girish

    •

    updated over 16 years ago by fxffxf

    6 replies • 14856 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information