• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Simulation of 2 layer package substrate?

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 13867 views
  • Discussion

    SI analysis report

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 14059 views
  • Discussion

    How to get the padstack's informations?

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 442 views
  • Discussion

    Fillet property for Clines in Allegro 15.5.1

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 13859 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 12786 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 12840 views
  • Discussion

    processor to L3_cache interface

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13372 views
  • Discussion

    No Xsection command in SPB157

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 15736 views
  • Discussion

    back annotation from allegro to orcad cis

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 13540 views
  • Discussion

    custom measurement

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 15845 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information