• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 22 Points
    • 4
      BC202603263145
      BC202603263145 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    What is the use of via placing in Grid ?

    Category: PCB Design

    By Raam

    •

    started over 15 years ago

    0 replies • 13629 views
  • Discussion

    an issue with the type of the pins

    Category: PCB Design

    By Mohad

    •

    started over 15 years ago

    0 replies • 13443 views
  • Discussion

    Associate Cadence PSPICE elements to custom schematic symbols.

    Category: PCB Design

    By Pfunder

    •

    updated over 15 years ago by Pfunder

    3 replies • 15241 views
  • Discussion

    Sig Xplorer

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by Neha Anu

    4 replies • 14992 views
  • Discussion

    orcad 16.3(Hierarchy), netlist name is too long

    Category: PCB Design

    By min sook

    •

    updated over 15 years ago by min sook

    4 replies • 2018 views
  • Discussion

    Find Replace in Allegro 16.2

    Category: PCB Design

    By DMPCB

    •

    updated over 15 years ago by Joewi

    1 replies • 13777 views
  • Discussion

    16.2 Demo on 64bit Windows 7 - Netlist problem

    Category: PCB Design

    By Johnnywu

    •

    updated over 15 years ago by mvonahnen

    6 replies • 3360 views
  • Discussion

    Shape editing

    Category: PCB Design

    By shangwu

    •

    updated over 15 years ago by shangwu

    6 replies • 20944 views
  • Discussion

    copper theiving

    Category: PCB Design

    By jdkelly

    •

    updated over 15 years ago by EvanShultz

    2 replies • 14600 views
  • Discussion

    Impedance matching_perf_16.3

    Category: PCB Design

    By MAAC

    •

    updated over 15 years ago by oldmouldy

    1 replies • 13621 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information