• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Routing strategies for WLCSP49 package

    Category: PCB Design

    By mpkingsley

    •

    updated over 15 years ago by Cadpro2K

    4 replies • 15155 views
  • Discussion

    Heights in IDF Export

    Category: PCB Design

    By nimoster

    •

    updated over 15 years ago by Cadpro2K

    2 replies • 15250 views
  • Discussion

    .ibs file in Allegro PSB SI

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by Dennis Nagle

    6 replies • 17431 views
  • Discussion

    Length matching multi-device serial bus with chip selects

    Category: PCB Design

    By pcbeng25

    •

    updated over 15 years ago by pcbeng25

    6 replies • 17353 views
  • Discussion

    Differential Pair Phase Tolerance matching error

    Category: PCB Design

    By pcbeng25

    •

    updated over 15 years ago by pcbeng25

    6 replies • 19073 views
  • Discussion

    Minimum Aperture for Artwork Fill

    Category: PCB Design

    By mweirich

    •

    updated over 15 years ago by Randy R

    2 replies • 16458 views
  • Discussion

    Cadence, Windows 7 Home Premium 64-Bit, Hamachi VPN

    Category: PCB Design

    By jason79mn

    •

    updated over 15 years ago by jason79mn

    1 replies • 14562 views
  • Discussion

    revision control of an ORCAD PCB design

    Category: PCB Design

    By thescreen

    •

    started over 15 years ago

    0 replies • 14069 views
  • Discussion

    .ibs model assignment in PCB SI

    Category: PCB Design

    By Neha Anu

    •

    started over 15 years ago

    0 replies • 13565 views
  • Discussion

    termination techniques & signal return paths

    Category: PCB Design

    By MAAC

    •

    started over 15 years ago

    0 replies • 320 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information