• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    how to create copper area , copper pour in orcad 16.2

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Cad Engineer

    2 replies • 14963 views
  • Discussion

    Missing Layout plus in 16.3 version

    Category: PCB Design

    By h2so4

    •

    updated over 15 years ago by oldmouldy

    1 replies • 14219 views
  • Discussion

    make a different net constraint inside constraint region

    Category: PCB Design

    By andri26

    •

    updated over 15 years ago by Ejlersen

    2 replies • 13952 views
  • Discussion

    while importing logic getting warnings

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Mashak

    1 replies • 13113 views
  • Discussion

    Assigning wrong part with incorrect pin numbers

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 15 years ago by redwire

    3 replies • 13856 views
  • Discussion

    layout ----> pin(padstack path is not open)

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by 1236xdxdx12

    3 replies • 920 views
  • Discussion

    Manual void of shape

    Category: PCB Design

    By jchips12

    •

    updated over 15 years ago by Mstrghettorigg

    3 replies • 14997 views
  • Discussion

    Purge constraints in 16.3 allegro

    Category: PCB Design

    By shilpa

    •

    updated over 15 years ago by stump1019

    6 replies • 16647 views
  • Discussion

    skill code file path settings

    Category: Allegro X PCB Editor

    By rinj

    •

    updated over 15 years ago by rinj

    2 replies • 16097 views
  • Discussion

    Using touchstone files in Allegro PCB SI

    Category: PCB Design

    By Satwik

    •

    started over 15 years ago

    0 replies • 13289 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information