• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    how to match the trace in 50ohm impedance??

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by tomoo

    2 replies • 16099 views
  • Discussion

    Entering relative coordinates

    Category: PCB Design

    By Allan M

    •

    updated over 15 years ago by Allan M

    2 replies • 19190 views
  • Discussion

    VCC net ratlist

    Category: PCB Design

    By Adeshere

    •

    updated over 15 years ago by uamcap27

    4 replies • 18787 views
  • Discussion

    compatibility between pspice 15.7 et pspice 16.3

    Category: PCB Design

    By cybermembre

    •

    updated over 15 years ago by Ejlersen

    1 replies • 14153 views
  • Discussion

    Insufficient inner clearance

    Category: PCB Design

    By rrburkha

    •

    updated over 15 years ago by Ejlersen

    1 replies • 15201 views
  • Discussion

    export .tgz or .ccz files

    Category: PCB Design

    By mike7

    •

    updated over 15 years ago by Ejlersen

    1 replies • 18881 views
  • Discussion

    Dynamic copper fill problem(?)

    Category: PCB Design

    By archive

    •

    updated over 15 years ago by Ejlersen

    5 replies • 15800 views
  • Discussion

    How to set design parameter using SKILL

    Category: Allegro X PCB Editor

    By Hashi

    •

    updated over 15 years ago by Hashi

    5 replies • 15671 views
  • Discussion

    New footprints

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by KEN13

    1 replies • 13732 views
  • Discussion

    how to create copper area , copper pour in orcad 16.2

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Cad Engineer

    2 replies • 15797 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information