• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Cadence Concept Concise Netlist?

    Category: PCB Design

    By mike7

    •

    updated over 15 years ago by mike7

    7 replies • 17002 views
  • Discussion

    Making changes from allegro to capture

    Category: PCB Design

    By cocopa

    •

    updated over 15 years ago by steve

    1 replies • 13810 views
  • Discussion

    pstxprt

    Category: PCB Design

    By budnoel

    •

    started over 15 years ago

    0 replies • 13512 views
  • Discussion

    Why Trace width decreases when temperature increases?

    Category: PCB Design

    By Raam

    •

    updated over 15 years ago by Kalevi

    1 replies • 15171 views
  • Discussion

    how to create VQFN package???

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by kabalee

    6 replies • 18164 views
  • Discussion

    Orcad 16.3 Custom footprint question

    Category: PCB Design

    By chitose

    •

    updated over 15 years ago by chitose

    4 replies • 16202 views
  • Discussion

    Hierarchical schematic to flat schematic

    Category: PCB Design

    By Lost

    •

    updated over 15 years ago by luvishis

    1 replies • 15409 views
  • Discussion

    High Voltage Issues

    Category: PCB Design

    By Garry

    •

    updated over 15 years ago by EvanShultz

    1 replies • 14149 views
  • Discussion

    asign a net name to a dummy net

    Category: PCB Design

    By Kennn

    •

    updated over 15 years ago by EvanShultz

    10 replies • 27399 views
  • Discussion

    PTH pad-stack question

    Category: PCB Design

    By tltoth

    •

    updated over 15 years ago by tltoth

    2 replies • 15255 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information