• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Relative Delay properties from Allegro to CIS

    Category: PCB Design

    By JackieOh

    •

    updated over 17 years ago by JackieOh

    3 replies • 13378 views
  • Discussion

    DEHDL Global Update of changed PTF key properties

    Category: PCB Design

    By steveO

    •

    updated over 17 years ago by jch teyssier

    2 replies • 13350 views
  • Discussion

    Of interest: "Chips-in-a-SiP” are a circuit simulation headache"

    Category: Allegro X APD

    By archive

    •

    started over 17 years ago

    0 replies • 675 views
  • Discussion

    Orcad layout plus

    Category: PCB Design

    By waqas

    •

    updated over 17 years ago by oldmouldy

    3 replies • 14536 views
  • Discussion

    Adding drill holes

    Category: PCB Design

    By Mattski

    •

    updated over 17 years ago by Mattski

    5 replies • 17434 views
  • Discussion

    Capture to Allegro Error(15.7 PCB Editor L)

    Category: PCB Design

    By Ragesh

    •

    updated over 17 years ago by oldmouldy

    1 replies • 663 views
  • Discussion

    ANNOTATING A SCHEMATIC

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by redwire

    3 replies • 15168 views
  • Discussion

    Aligning parts

    Category: PCB Design

    By KoryJ

    •

    updated over 17 years ago by KoryJ

    2 replies • 13299 views
  • Discussion

    caps 0201

    Category: PCB Design

    By charales

    •

    updated over 17 years ago by redwire

    1 replies • 13032 views
  • Discussion

    merging multiple paths in the same net connected via connect points

    Category: Allegro X PCB Editor

    By brianstjohn

    •

    updated over 17 years ago by kerchunk

    3 replies • 15000 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information