• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      Electro Node
      Electro Node 32 Points
    • 3
      CF202606104231
      CF202606104231 27 Points
    • 4
      Shashank
      Shashank 21 Points
    • 4
      BC202603263145
      BC202603263145 21 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,568 Points
    • 2
      oldmouldy
      oldmouldy 10,790 Points
    • 3
      eDave
      eDave 7,361 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,448 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    axlDBCreateVia

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 18 years ago by archive

    6 replies • 17273 views
  • Discussion

    urgent!!!angled routing using allegro

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    5 replies • 7220 views
  • Discussion

    Regarding Reference Designator Assigned Loaction / order of assignement?

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 14036 views
  • Discussion

    Concept HDL: pin number visibility, and others

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    7 replies • 24907 views
  • Discussion

    How to create Via stack up

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    7 replies • 20078 views
  • Discussion

    user defined capacitor with advanced analysis

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    5 replies • 15999 views
  • Discussion

    CDC2FAB

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14141 views
  • Discussion

    Running a script on Package library...

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    7 replies • 17309 views
  • Discussion

    Stand alone skill program that will open different package symbols

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 15651 views
  • Discussion

    Command ID mapping

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15097 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information