• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 26 Points
    • 3
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 3
      karthikeyank
      karthikeyank 20 Points
    • 5
      digital1
      digital1 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,241 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Back drilling

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 17872 views
  • Discussion

    Allegro footprint library

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15691 views
  • Discussion

    Embedded Passives

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    8 replies • 20080 views
  • Discussion

    Bus simulation setting..

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14131 views
  • Discussion

    Bus simulation setting..

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13771 views
  • Discussion

    Best practices for schematic pins connected to multiple package pins

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    8 replies • 22672 views
  • Discussion

    Regions & Diff pairs

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 5971 views
  • Discussion

    How to Add Zetex pspice model to OrCAD

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 17516 views
  • Discussion

    Netlist errors

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13723 views
  • Discussion

    How to use SLPS

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13797 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information