• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 51 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 40 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 4
      EnthuEDA
      EnthuEDA 31 Points
    • 5
      excellon1
      excellon1 25 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Pastemask layer Order in cadence 3D view have incremented by 1layer!!

    Category: PCB Design

    By jishu

    •

    updated over 5 years ago by steve

    1 replies • 11887 views
  • Not Answered

    Scaling problem in Cadence

    Category: Allegro X Capture CIS

    By Firas Abdel Ghani

    •

    updated over 5 years ago by Firas Abdel Ghani

    2 replies • 10716 views
  • Discussion

    Differences between APD & CDNSIP

    Category: Allegro X APD

    By sidm

    •

    updated over 5 years ago by sidm

    5 replies • 8567 views
  • Discussion

    Dynamic phase tolerance

    Category: Allegro X PCB Editor

    By Lock2002

    •

    updated over 5 years ago by steve

    3 replies • 19217 views
  • Not Answered

    OrCAD Capture 17.40.008 Very Slow and Clunky Startup

    Category: Allegro X Capture CIS

    By cstocci

    •

    updated over 5 years ago by cstocci

    2 replies • 14696 views
  • Not Answered

    Schematic Symbols: How to hide pins on 17.2 S057

    Category: Allegro X Capture CIS

    By JFuoco

    •

    updated over 5 years ago by DavidH172

    7 replies • 26606 views
  • Discussion

    Help with understanding componenet in PCB

    Category: Allegro X PCB Editor

    By Yachel

    •

    started over 5 years ago

    0 replies • 12516 views
  • Discussion

    TCL - Get the Most Recent Part

    Category: PCB Design

    By NicM

    •

    updated over 5 years ago by Kalars

    1 replies • 2581 views
  • Discussion

    17.4 compatibility warning

    Category: Allegro X PCB Editor

    By mgallman1

    •

    updated over 5 years ago by TravelinGuy

    3 replies • 15378 views
  • Discussion

    Show all same sized drills

    Category: Allegro X PCB Editor

    By Mabr86

    •

    updated over 5 years ago by Mabr86

    2 replies • 14339 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information