• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Not Answered

    How to solve this problem in simulation?

    Category: PSpice

    By qqplasm

    •

    updated over 5 years ago by oldmouldy

    4 replies • 15332 views
  • Discussion

    Cadence SiP Warning: How to fix?

    Category: PCB Design

    By John Erickson T

    •

    updated over 5 years ago by redwire

    1 replies • 13710 views
  • Discussion

    Highlight specific Via style

    Category: Allegro X PCB Editor

    By Tmills

    •

    updated over 5 years ago by redwire

    3 replies • 16313 views
  • Discussion

    Rules for Creating a clip file

    Category: Allegro X PCB Editor

    By HSID

    •

    updated over 5 years ago by HSID

    2 replies • 15001 views
  • Discussion

    Dotted Shape Fill

    Category: PCB Design

    By jatins

    •

    started over 5 years ago

    0 replies • 13316 views
  • Discussion

    Hardware Question - AMD Ryzen and ReadeonRX 5600XT

    Category: PCB Design

    By ameehan2

    •

    started over 5 years ago

    0 replies • 1265 views
  • Discussion

    Application quit unexpectedly while using Part-Manager

    Category: PCB Design

    By nandikkara

    •

    started over 5 years ago

    0 replies • 14702 views
  • Discussion

    Is there a way to preserve pin pairs when replacing a component?

    Category: PCB Design

    By Barb77

    •

    started over 5 years ago

    0 replies • 13016 views
  • Discussion

    Mark As Fanout: # Unsuccessful Vias=1

    Category: PCB Design

    By RFinley

    •

    started over 5 years ago

    0 replies • 663 views
  • Discussion

    Deleting / Adding subclasses in existing Artwork films

    Category: Allegro X Scripting - Skill

    By Arashk

    •

    updated over 5 years ago by Kirti Sikri

    5 replies • 13225 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information