• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      RJ202412171240
      RJ202412171240 25 Points
    • 2
      MZ20250602835
      MZ20250602835 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,828 Points
    • 2
      oldmouldy
      oldmouldy 11,045 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Opening .edn or .eds in OrCAD

    Category: PCB Design

    By victorianox

    •

    started over 6 years ago

    0 replies • 13599 views
  • Discussion

    Meaning of Pin in Package Geometry

    Category: PCB Design

    By teevskis

    •

    updated over 6 years ago by teevskis

    2 replies • 13743 views
  • Discussion

    How to check total thermal reliel on thru pin holes

    Category: PCB Design

    By jc teyssier

    •

    updated over 6 years ago by jc teyssier

    2 replies • 13750 views
  • Discussion

    materials.dat and masklayersitefile.xml

    Category: PCB Design

    By robertschultz

    •

    updated over 6 years ago by steve

    1 replies • 14144 views
  • Discussion

    Hand tool in Allegro Design Entry CIS

    Category: PCB Design

    By Fredda

    •

    updated over 6 years ago by Fredda

    4 replies • 15129 views
  • Discussion

    Creating a BOM with LibreOffice Calc versus MS Office Excel

    Category: PCB Design

    By cstocci

    •

    updated over 6 years ago by RFinley

    3 replies • 14865 views
  • Discussion

    Dynamic Copper Clearance on an individual basis - How to ?

    Category: PCB Design

    By excellon1

    •

    updated over 6 years ago by excellon1

    2 replies • 3222 views
  • Discussion

    Restore deleted CIP record

    Category: PCB Design

    By jbethune

    •

    updated over 6 years ago by jbethune

    2 replies • 13702 views
  • Discussion

    Create external DRC for different plating spacing

    Category: Allegro X PCB Editor

    By ENEGUE

    •

    updated over 6 years ago by ENEGUE

    4 replies • 14225 views
  • Discussion

    allegro17.2 How to Set Maximum Stacked Vias

    Category: PCB Design

    By Tyler U

    •

    updated over 6 years ago by Joewi

    3 replies • 14397 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information