• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,548 Points
    • 2
      oldmouldy
      oldmouldy 10,700 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,268 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Change to active layer when using Show-Measure?

    Category: PCB Design

    By avant

    •

    started over 6 years ago

    0 replies • 13741 views
  • Discussion

    PSpice models for heterogeneous schematic symbols

    Category: PCB Design

    By Bogga

    •

    started over 6 years ago

    0 replies • 14187 views
  • Not Answered

    Change NetName

    Category: Allegro X Capture CIS

    By honey1

    •

    updated over 6 years ago by Klaustrafob

    4 replies • 19697 views
  • Discussion

    How to add a large amount of text individually in Allegro.

    Category: Allegro X PCB Editor

    By Woojin24

    •

    updated over 6 years ago by avant

    2 replies • 15343 views
  • Discussion

    Problems added new Alias to Wire

    Category: PCB Design

    By Klaustrafob

    •

    started over 6 years ago

    0 replies • 4944 views
  • Discussion

    orcad get pin location

    Category: PCB Design

    By tennywhy

    •

    started over 6 years ago

    0 replies • 14516 views
  • Discussion

    Extract Value from linear dimension show Element .

    Category: Allegro X PCB Editor

    By ENEGUE

    •

    updated over 6 years ago by ENEGUE

    4 replies • 16060 views
  • Discussion

    copying a void to a shape on another layer

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 6 years ago by masamasa

    4 replies • 18080 views
  • Discussion

    OrCAD Capture CIS - CIP database part DRC error

    Category: PCB Design

    By mwso

    •

    updated over 6 years ago by RFinley

    3 replies • 10493 views
  • Discussion

    SigNoise Errors/Warnings - Field Solution failed for STL_1S_1R_1016...

    Category: PCB Design

    By ZETA1234

    •

    started over 6 years ago

    0 replies • 1372 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information