• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Undertermined SW version

    Category: PCB Design

    By AdamK2020

    •

    updated over 6 years ago by oldmouldy

    1 replies • 13958 views
  • Discussion

    OrCAD Capture: Edit Multiple Pins

    Category: PCB Design

    By EASiA

    •

    updated over 6 years ago by EASiA

    5 replies • 21871 views
  • Discussion

    Extract Library from Design Cache

    Category: PCB Design

    By EASiA

    •

    updated over 6 years ago by EASiA

    3 replies • 19969 views
  • Discussion

    Transfer occurrence property to instance property

    Category: PCB Design

    By appi

    •

    started over 6 years ago

    0 replies • 14158 views
  • Discussion

    DRC: shape to route keepout spacing

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by Dale Peterson

    5 replies • 22469 views
  • Discussion

    Unable to generate artwork because of polarity issue & unable to delete layer.

    Category: PCB Design

    By Fari

    •

    updated over 6 years ago by oldmouldy

    1 replies • 2471 views
  • Discussion

    library path issue

    Category: Allegro X PCB Editor

    By Fakhri

    •

    updated over 6 years ago by Fakhri

    1 replies • 14868 views
  • Discussion

    Combining Different board files

    Category: PCB Design

    By MightyBeard7

    •

    updated over 6 years ago by RFinley

    3 replies • 14614 views
  • Discussion

    Wanted to learn Skill coding

    Category: Allegro X Scripting - Skill

    By Leelaprasad

    •

    updated over 6 years ago by Leelaprasad

    2 replies • 10060 views
  • Discussion

    Via-in-Pad on old Orcad Layout 16.2

    Category: PCB Design

    By Temistocle

    •

    updated over 6 years ago by Temistocle

    2 replies • 15188 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information