• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 30 Points
    • 3
      steve
      steve 25 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    CIP license error

    Category: PCB Design

    By jianliu

    •

    updated over 6 years ago by steve

    6 replies • 23862 views
  • Discussion

    How to get the maximum trace length in our PCB?

    Category: PCB Design

    By Sanket740

    •

    updated over 6 years ago by steve

    1 replies • 14170 views
  • Discussion

    Drill Chart versus Drill Figures

    Category: PCB Design

    By mvonahnen

    •

    updated over 6 years ago by redwire

    5 replies • 15297 views
  • Discussion

    WARNING(ORCAP-40202): Pin '2' of comp 'R478' has PINUSE value other than UNSPEC.

    Category: PCB Design

    By johnthanchau

    •

    updated over 6 years ago by johnthanchau

    1 replies • 1075 views
  • Discussion

    Can I preserve part pin connectivity when using replace cache or link database part in part manager?

    Category: PCB Design

    By Boqian Jiang

    •

    updated over 6 years ago by johnthanchau

    1 replies • 13355 views
  • Discussion

    Searching for reference designators using wildcards in OrCAD Capture

    Category: PCB Design

    By Allan M

    •

    updated over 6 years ago by tennywhy

    3 replies • 17942 views
  • Discussion

    Signal/Power Integrity Problem

    Category: PCB Design

    By HirosakiOnda

    •

    started over 6 years ago

    0 replies • 465 views
  • Discussion

    OrCAD Tool Bar

    Category: PCB Design

    By Dhayanithi

    •

    updated over 6 years ago by RFinley

    3 replies • 14423 views
  • Discussion

    Bend Line error

    Category: PCB Design

    By Veci

    •

    updated over 6 years ago by Veci

    2 replies • 13852 views
  • Discussion

    Block Designing

    Category: PCB Design

    By TIDVEng

    •

    updated over 6 years ago by Wild

    3 replies • 13685 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information