• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Netlist generation _Ocard -Allegro with diferent reference designator)

    Category: PCB Design

    By edd506

    •

    updated over 6 years ago by edd506

    2 replies • 1465 views
  • Discussion

    Planar Spiral Inductor Design Process

    Category: PCB Design

    By Decaf

    •

    updated over 6 years ago by excellon1

    17 replies • 34984 views
  • Discussion

    Replace Blind Via with Blind/Buried Stacked Via?

    Category: PCB Design

    By Tmills

    •

    updated over 6 years ago by Tmills

    6 replies • 7752 views
  • Discussion

    Creating Netlist Error

    Category: PCB Design

    By Jeff Sanmina

    •

    started over 6 years ago

    0 replies • 14625 views
  • Discussion

    DRC Error - SMD Pin to SMD Pin

    Category: PCB Design

    By TC2019

    •

    updated over 6 years ago by TC2019

    2 replies • 7687 views
  • Discussion

    Disable v17.2 Start Page

    Category: PCB Design

    By melview1

    •

    updated over 6 years ago by MrSpock

    9 replies • 27044 views
  • Discussion

    After updating the OrCAD CIP Server to v17.2.13.4 the server no longer starts.

    Category: PCB Design

    By KeithWSS

    •

    started over 6 years ago

    0 replies • 15464 views
  • Discussion

    Frustration in getting bugs fixed

    Category: PCB Design

    By Lennie

    •

    started over 6 years ago

    0 replies • 13776 views
  • Discussion

    Regarding importing and eding of Eagle PCB boards to Allegro PCB Designer 17.2 linux version?

    Category: PCB Design

    By VijayKK

    •

    updated over 6 years ago by steve

    15 replies • 23148 views
  • Discussion

    Footprint

    Category: PCB Design

    By madboss

    •

    updated over 6 years ago by CadAce2K

    2 replies • 14735 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information