• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Via count

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    started over 6 years ago

    0 replies • 9038 views
  • Discussion

    Edit Page Name disabled in Design Entry HDL

    Category: PCB Design

    By anucheruvx

    •

    started over 6 years ago

    0 replies • 15673 views
  • Discussion

    How do I find a null detector or any component to be placed in Capture?

    Category: PCB Design

    By Ice Drake

    •

    started over 6 years ago

    0 replies • 12812 views
  • Discussion

    HDI via

    Category: PCB Design

    By ENEGUE

    •

    updated over 6 years ago by CadAce2K

    2 replies • 13686 views
  • Discussion

    Unable to Route gridless in 17.2

    Category: PCB Design

    By tmd63

    •

    updated over 6 years ago by excellon1

    5 replies • 15411 views
  • Discussion

    CIP error when adding a new part

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by jdoyle

    7 replies • 16992 views
  • Discussion

    Variant presentation in capture

    Category: PCB Design

    By JBause

    •

    updated over 6 years ago by RFinley

    1 replies • 14444 views
  • Discussion

    importing logic introduced lots of drc errors related to max/min neck length

    Category: PCB Design

    By johnthanchau

    •

    updated over 6 years ago by johnthanchau

    6 replies • 5378 views
  • Discussion

    SHAPE ORIGIN TO ARC

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    updated over 6 years ago by karthikeyan123

    2 replies • 9582 views
  • Discussion

    Instalation a new component

    Category: PCB Design

    By Fritz

    •

    started over 6 years ago

    0 replies • 12798 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information