• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Parametric Sweep analysis issue

    Category: PCB Design

    By Gerry95

    •

    updated over 6 years ago by Gerry95

    4 replies • 15797 views
  • Discussion

    Generating a back annotate file using File/Export logic/netlist Other - Problems

    Category: PCB Design

    By Lennie

    •

    started over 6 years ago

    0 replies • 722 views
  • Discussion

    Error in axlAirGap 16.6

    Category: Allegro X Scripting - Skill

    By luanvn81

    •

    updated over 6 years ago by oldmouldy

    1 replies • 9109 views
  • Discussion

    Command not found: ns_postproc

    Category: PCB Design

    By Praseed

    •

    started over 6 years ago

    0 replies • 13573 views
  • Discussion

    How to find the valid sigrity installation path in Allegro Sigrity SI?

    Category: PCB Design

    By anucheruvx

    •

    updated over 6 years ago by anucheruvx

    2 replies • 17750 views
  • Discussion

    "snap pick to" function

    Category: PCB Design

    By masamasa

    •

    updated over 6 years ago by masamasa

    2 replies • 4957 views
  • Discussion

    amplitude modulation

    Category: PCB Design

    By Isanuel

    •

    updated over 6 years ago by Isanuel

    2 replies • 15511 views
  • Discussion

    ODB++ Export with BoM

    Category: PCB Design

    By JBause

    •

    updated over 6 years ago by RFinley

    6 replies • 20320 views
  • Discussion

    Some basic questions

    Category: PCB Design

    By Sam Shaw

    •

    updated over 6 years ago by Sam Shaw

    2 replies • 14834 views
  • Discussion

    How to make a slot that has an arc

    Category: PCB Design

    By Sagetech

    •

    updated over 6 years ago by CadAce2K

    1 replies • 14224 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information