• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 25 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,188 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Block Rotate

    Category: PCB Design

    By AutoMike

    •

    updated over 7 years ago by AutoMike

    4 replies • 14584 views
  • Discussion

    PCB Layout and Schematic capture suite availability for Linux environment

    Category: PCB Design

    By jayaura

    •

    updated over 7 years ago by jayaura

    6 replies • 16588 views
  • Discussion

    How to short a net and a shape on layout using VIA

    Category: PCB Design

    By Leron

    •

    updated over 7 years ago by excellon1

    5 replies • 16106 views
  • Discussion

    Allegro Replicate

    Category: PCB Design

    By Lock2002

    •

    updated over 7 years ago by mcatramb91

    2 replies • 14229 views
  • Discussion

    Inter Layer Checks - Same Subclass to Subclass?

    Category: PCB Design

    By ScottPerz

    •

    updated over 7 years ago by steve

    1 replies • 727 views
  • Discussion

    Time log

    Category: PCB Design

    By Wild

    •

    updated over 7 years ago by Wild

    3 replies • 13931 views
  • Discussion

    Hide pin name in OrCAD Capture 16.2

    Category: PCB Design

    By Johnnywu

    •

    updated over 7 years ago by Krissn

    6 replies • 26078 views
  • Discussion

    deleteFile: permission denied

    Category: Allegro X PCB Editor

    By Faysal

    •

    updated over 7 years ago by Ejlersen

    1 replies • 15163 views
  • Discussion

    axlExtentDB replacement in 17.2

    Category: Allegro X Scripting - Skill

    By lennyh

    •

    updated over 7 years ago by eDave

    3 replies • 9331 views
  • Discussion

    Finding and Replacing all PCB Footprints in an Allegro/OrCAD Schematic (v17.2)

    Category: PCB Design

    By ctocci

    •

    updated over 7 years ago by Alok Tripathi

    1 replies • 1561 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information