• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Pad Editor thermal pad and anti-pad: when are they applicable?

    Category: PCB Design

    By vavouris

    •

    updated over 8 years ago by mcatramb91

    1 replies • 24570 views
  • Discussion

    Pastemask Keepout in Package

    Category: PCB Design

    By teevskis

    •

    updated over 8 years ago by steve

    5 replies • 15401 views
  • Discussion

    Step mapping

    Category: PCB Design

    By Emmett

    •

    updated over 8 years ago by steve

    3 replies • 15999 views
  • Discussion

    Having the CIS-List sorted?

    Category: PCB Design

    By UlfK

    •

    updated over 8 years ago by steve

    1 replies • 13923 views
  • Discussion

    Vias and Soldermask

    Category: PCB Design

    By teevskis

    •

    updated over 8 years ago by steve

    1 replies • 15301 views
  • Discussion

    configure the Symbol_MaxSymSize directive in the setup.cpm

    Category: PCB Design

    By RCG Jon

    •

    updated over 8 years ago by RCG Jon

    3 replies • 14899 views
  • Discussion

    Create PCB footprint

    Category: Allegro X PCB Editor

    By WongWingJoshua

    •

    updated over 8 years ago by eDave

    1 replies • 14273 views
  • Discussion

    Where is the paid-for Allegro-Physical Viewer Plus in 17.2?

    Category: PCB Design

    By Robert Finley

    •

    updated over 8 years ago by Robert Finley

    2 replies • 16596 views
  • Discussion

    sigxplorer stimulus setting question

    Category: PCB Design

    By ColinLiu

    •

    updated over 8 years ago by oldmouldy

    1 replies • 14524 views
  • Discussion

    Cadence Schematic Tool

    Category: PCB Design

    By PVRAJA001

    •

    started over 8 years ago

    0 replies • 13809 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information