• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Constraint region overrides net based constraints

    Category: PCB Design

    By aricbeaver

    •

    updated over 8 years ago by aricbeaver

    4 replies • 17985 views
  • Discussion

    Cadence Allegro UI 17.2 "productivity decrease" vs 16.6

    Category: PCB Design

    By excellon1

    •

    updated over 8 years ago by excellon1

    5 replies • 3753 views
  • Discussion

    Using Variants in MCAD Export

    Category: PCB Design

    By Stefan Schrader

    •

    updated over 8 years ago by steve

    2 replies • 14625 views
  • Discussion

    To get resistance of track

    Category: PCB Design

    By Filo88

    •

    updated over 8 years ago by redwire

    8 replies • 22641 views
  • Discussion

    Bar over pin name

    Category: PCB Design

    By rwetz

    •

    updated over 8 years ago by redwire

    4 replies • 27765 views
  • Discussion

    cis db error

    Category: PCB Design

    By MAAC

    •

    started over 8 years ago

    0 replies • 13831 views
  • Discussion

    Dynamic unused pad suppression

    Category: Allegro X PCB Editor

    By wgr2010

    •

    updated over 8 years ago by oldmouldy

    5 replies • 20065 views
  • Discussion

    is there anyway to prevent Allegro from displaying boundary for shapes?

    Category: PCB Design

    By Lock2002

    •

    updated over 8 years ago by ToddR

    5 replies • 17946 views
  • Discussion

    DRC checks mechanical clearance

    Category: PCB Design

    By Lock2002

    •

    updated over 8 years ago by steve

    1 replies • 14393 views
  • Discussion

    axlShell does not work

    Category: Allegro X Scripting - Skill

    By Eugene Yeoh

    •

    updated over 8 years ago by Eugene Yeoh

    4 replies • 10628 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information