• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Blind Via Stackup

    Category: PCB Design

    By Sagetech

    •

    started over 8 years ago

    0 replies • 16029 views
  • Discussion

    Allegro PCB Designer - removing the circuitry outside of an area

    Category: PCB Design

    By skuscu

    •

    updated over 8 years ago by Dale Peterson

    1 replies • 718 views
  • Discussion

    Bad PSpice net name on part

    Category: PCB Design

    By vin5488

    •

    updated over 8 years ago by Maviday

    4 replies • 18256 views
  • Discussion

    Extract netlist on specific area

    Category: PCB Design

    By skuscu

    •

    updated over 8 years ago by steve

    1 replies • 14665 views
  • Discussion

    Differential Pair Via Spacing

    Category: PCB Design

    By Sagetech

    •

    updated over 8 years ago by steve

    2 replies • 19237 views
  • Discussion

    Create script print pdf and rename

    Category: Allegro X PCB Editor

    By Eugene Yeoh

    •

    updated over 8 years ago by Eugene Yeoh

    3 replies • 15833 views
  • Discussion

    Advantages of High Speed Option?

    Category: PCB Design

    By aemeehan

    •

    updated over 8 years ago by redwire

    2 replies • 15813 views
  • Discussion

    Recommended method of defining generic microvia padstack

    Category: PCB Design

    By aricbeaver

    •

    updated over 8 years ago by aricbeaver

    6 replies • 20449 views
  • Discussion

    component index in netlist

    Category: PCB Design

    By zfan

    •

    updated over 8 years ago by zfan

    2 replies • 14813 views
  • Discussion

    shortcut about alt key

    Category: Allegro X PCB Editor

    By tennywhy

    •

    updated over 8 years ago by tennywhy

    3 replies • 15198 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information